

Doc. Ing. Vlastimil JÁNEŠ, CSc.

Publikační činnost

FÁBERA, V., JÁNEŠ, V. et al. Grammatical Evolution and FSM Construction. In: MATOUŠEK, Radek, ed. Mendel 2012. Mendel 2012 - 18th International Conference on Soft Computing, Brno, 2012-06-27/2012-06-29. Brno: VUT v Brně, Fakulta strojního inženýrství, 2012. s. 94-99. ISSN 1803-3814. ISBN 978-80-214-4540-6.

FÁBERA, V., JÁNEŠ, V. et al. Implementation of MSC Decompression Algorithm in the Microblaze Processor. In: Proceedings of the Work in Progress Session - DSD 2011. 14th Euromicro Conference on Digital System Design, Oulu, 2011-08-31/2011-09-02. Oulu: University of Oulu, 2011. s. 3-4. ISBN 978-3-902457-30-1.

FÁBERA, V., JÁNEŠ, V. et al. Regular Grammar Transformation Inspired by the Graph Distance Using GA. Neural Network World. 2011, 21(4), 299-309. ISSN 1210-0552.

MUSIL, T., JÁNEŠ, V. et al. Safety Core Approach for the System with High Demands for a Safety and Reliability Design in a Partially Dynamically Reconfigurable FPGA. In: Proceedings of the Work in Progress Session SEAA 2010 and DSD 2010. 13th Euromicro Conference on Digital System Design, Lille, 2010-09-01/2010-09-03. Linz: Johannes Kepler University, 2010. s.8-9. ISBN 978-3-902457-27-1.

FÁBERA, V., V. JÁNEŠ a M. JÁNEŠOVÁ. The Distance between FSMs and its Computing Using Genetic Algorithm. In: Proceedings of CSE 2010 International Scientific Conference on Computer Science and Engineering. International Scientific Conference on Computer Science and Engineering, Stará Ľubovňa, 2010-09-20/2010-09-22. Košice: Technická Univerzita, 2010. s. 295-301. ISBN 978-80-8086-164-3.

FÁBERA, V., V. JÁNEŠ a M. JÁNEŠOVÁ. Test of Genetic Algorithm with Fitness Measuring Distance between FSMs. In: Proceedings of the Work in Progress Session SEAA 2010 and DSD 2010. 13th Euromicro Conference on Digital System Design, Lille, 2010-09-01/2010-09-03. Linz: Johannes Kepler University, 2010. s. 16-17. ISBN 978-3-902457-27-1.

BOKR, J., V. JÁNEŠ a M. JÁNEŠOVÁ. Logical control with respecting of faults. In: Proceedings of the Work in Progress Session SEAA 2009 and DSD 2009. 12th Euromicro Conference on Digital System Design, Patras, 2009-08-27/2009-08-29. Linz: J. Kepler University - FAW, 2009. s. 27-28. ISBN 978-3-902457-25-7.

FÁBERA, V., V. JÁNEŠ a M. JÁNEŠOVÁ. Transformation of Pair of FSMs Sharing Input Symbols. In: Proceedings of the Work in Progress Session SEAA 2009 and DSD 2009. 12th Euromicro Conference on Digital System Design, Patras, 2009-08-27/2009-08-29. Linz: J. Kepler University - FAW, 2009. s.25-26. ISBN 978-3-902457-25-7.

FÁBERA, V., V. JÁNEŠ a M. JÁNEŠOVÁ. Extension of Regular Expressions to Translation Regular Expressions. In: Computer Science and Engineering. Stará Lesná, 2008-09-24/2008-09-26. Košice: Technická Univerzita, 2008. s. 77-82. ISBN 978-80-8086-092-9.

BOKR, J., V. JÁNEŠ a M. JÁNEŠOVÁ. A new Sight at Delay Element. In: Computer Science and Engineering. Stará Lesná, 2008-09-24/2008-09-26. Košice: Technická Univerzita, 2008. s. 161-167. ISBN 978-80-8086-092-9.

FÁBERA, V., V. JÁNEŠ a M. JÁNEŠOVÁ. Extension of Regular Expressions to Translation Regular Expressions. In: Computer Science and Engineering. Stará Lesná, 2008-09-24/2008-09-26. Košice: Technická Univerzita, 2008. s. 77-82. ISBN 978-80-8086-092-9.

FÁBERA, V., V. JÁNEŠ a M. JÁNEŠOVÁ. Translation Regular Expressions. In: Proceedings of the Work in Progress Session held in connection with the EUROMICRO Conferences SEAA and DSD 2008 EUROMICRO Conference on Digital System Design 11th, Parma, 2008-09-02/2008-09-05. Linz: J. Kepler University - FAW, 2008. s. 23-24. ISBN 978-3-902457-20-3.

BOKR, J., M. JÁNEŠOVÁ a V. JÁNEŠ. Recognizing of Language by an Acceptor or a Petri Net. In: Proceedings of the Work in Progress Session held in connection with the EUROMICRO Conferences SEAA and DSD 2008. EUROMICRO Conference on Digital System Design 11th, Parma, 2008-09-02/2008-09-05. Linz: J. Kepler University - FAW, 2008. s. 24. ISBN 978-3-902457-20-3.

FÁBERA, V., V. JÁNEŠ a M. JÁNEŠOVÁ. Parametr Testing of Genetic Algorithm Constructing an FSM. In: GROSSPIETSCH, E.G. a K.K. KLOCKNER, eds. Proceedings of the Work in Progress Session held in connection with the EUROMICRO Conferences SEAA and DSD 2007. EUROMICRO Conference on Digital System Design 10th, Lübeck, 2007-08-27/2007-08-31. Linz: Johannes Kepler University, 2007. s. 19-20. ISBN 978-3-902457-16-5.

BOKR, J., V. JÁNEŠ a M. JÁNEŠOVÁ. Dynamic System. In: GROSSPIETSCH, E.G. a K.K. KLOCKNER, eds. Proceedings of the Work in Progress Session held in connection with the EUROMICRO Conferences SEAA and DSD 2007. EUROMICRO Conference on Digital System Design 10th, Lübeck, 2007-08-27/2007-08-31. Linz: Johannes Kepler University, 2007. s. 21-22. ISBN 978-3-902457-16-5.

BOKR, J., V. JÁNEŠ a M. JÁNEŠOVÁ. Dynamic System. Acta Electrotechnica et Informatica. 2007, 7(2), 18-23. ISSN 1335-8243.

FÁBERA, V., M. JÁNEŠOVÁ a V. JÁNEŠ. Automata Construct with Genetic Algorithm. In: 9th Euromicro Conference on Digital System Design. Dubrovník, 2006-08-30/2006-09-01. Los Alamitos: IEEE Computer Society, 2006. s. 460-463. ISBN 0-7695-2609-8.

BOKR, J., M. JÁNEŠOVÁ a V. JÁNEŠ. Logic Object Decomposition. In: Proceedings of Conference Electronic Computers and Informatics ECI 2006. Electronic Computers and Informatics, Košice-Herlany, 2006-09-20/2006-09-22. Košice: Technická univerzita Košice, FEI TU, Katedra počítačov, 2006. s. 218-224. ISBN 80-8073-598-0.

BOKR, J., V. JÁNEŠ a M. JÁNEŠOVÁ. Logic Object Decomposition. In: Proceedings of Conference Electronic Computers and Informatics ECI 2006. Electronic Computers and Informatics, Košice-Herlany, 2006-09-20/2006-09-22. Košice: Technická univerzita Košice, FEI TU, Katedra počítačov, 2006. s. 218-224. ISBN 80-8073-598-0.

FÁBERA, V. a V. JÁNEŠ. Estimation of Dependency on Variables of Boolean Function using Boolean Cube - Case Study. In: Proceedings of Conference Electronic Computers and Informatics ECI 2006. Electronic Computers and Informatics, Košice-Herlany, 2006-09-20/2006-09-22. Košice: Technická univerzita Košice, FEI TU, Katedra počítačov, 2006. s. 239-242. ISBN 80-8073-598-0.

BOKR, J. a V. JÁNEŠ. Logical Structural Models with multiplexors. Acta Polytechnica. 2006, 46(1), 57-60. ISSN 1210-2709.

BOKR, J. a V. JÁNEŠ. State of a Logical Object. Acta Polytechnica. 2006, 46(1), 61-65. ISSN 1210-2709.

BOKR, J. a V. JÁNEŠ. Neurčitost v popisu technologických procesů. Automatizace. 2005, 48(1), 20-24. ISSN 0005-125X.

BOKR, J. a V. JÁNEŠ. Design Structural Models with Multiplexors. In: HURAJ, L., ed. Informatika a informačné technológie 2004. Banská Bystrica, 2004-09-11/2004-09-12. Banská Bystrica: Univerzita Mateja Bela, 2004. s. 46-51. ISBN 80-8083-017-7.

BOKR, J. a V. JÁNEŠ. Monadic Predicate Formulae. Acta Electrotechnica et Informatica. 2004, 4(4), 37-39. ISSN 1335-8243.

KLÍMA, D., S. KORBEL a V. JÁNEŠ. Zajímavé aplikace mikrokontrolérů AVR firmy Atmel - 2.část. Sdělovací technika. 2004,(7), 8-10. ISSN 0036-9942.

KLÍMA, D., S. KORBEL a V. JÁNEŠ. Zajímavé aplikace mikrokontrolérů AVR firmy Atmel - 1.část. Sdělovací technika. 2004,(6), 17-19. ISSN 0036-9942.

KORBEL, S. a V. JÁNEŠ. Design environment for microcode development and debugging with AVR microcontrollers (MiCoSS). In: ADAMSKI, M., Z. SKOWRONSKI a Z. ANDRZEJEVSKI, eds. Proceedings of the International Workshop on Discrete-Event System Design - DESDes'04. International Workshop on Discrete-Event System Design, Dychow, 2004-09-15/2004-09-17. Zielona Gora: University of Zielona Gora, 2004. s. 111-116. ISBN 83-89712-15-6.

KORBEL, S. a V. JÁNEŠ. Complete Design Environment for Microcode Development and Debugging with AVR Microcontrollers (MiCoSS). In: Proceedings of the Sixth International Scientific Conference Electronic Computers and Informatics ECI 2004. Electronic, Computers and Informatics, Košice - Herľany, 2004-09-22/2004-09-24. Košice: Department of Computers and Informatics of FEI, Technical University Košice, 2004. s. 340-346. ISBN 80-8073-150-0.

KORBEL, S. a V. JÁNEŠ. Interesting Applications of Atmel AVR Microcontrollers. In: EUROMICRO Symposium on Digital System Design. Rennes, 2004-08-31/2004-09-03. Piscataway: IEEE, 2004. s. 499-506. ISBN 0-7695-2203-3.

BOKR, J. a V. JÁNEŠ. Some Interesting Applications of the Karnaugh Map. Acta Electrotechnica et Informatica . 2003, 3(3), 22-27. ISSN 1335-8243.

BOKR, J. a V. JÁNEŠ. Universal Logic Module of the M-th Order and Pseudostochastic Arbiter. Proceedings - University of West Bohemia. 2002, 5(1), 11-18. ISSN 1211-9652.

JÁNEŠ, V. a V. FÁBERA. The Modelling of the Microprogrammable Control System. In: Proceedings of the Fifth International Scientific Conference - Electronic Computers and Informatics 2002. Electronic Computers and Informatics 2002, Košice-Herľany, 2002-10-10/2002-10-11.Košice: Vienala, 2002. s. 121-128. ISBN 80-7099-879-2.

FÁBERA, V. a V. JÁNEŠ. JTAG Communicator Software. In: Proceedings of the Fifth International Scientific Conference - Electronic Computers and Informatics 2002.Electronic Computers and Informatics 2002, Košice-Herľany, 2002-10-10/2002-10-11. Košice: Vienala, 2002. s. 116-120. ISBN 80-7099-879-2.

BOKR, J. a V. JÁNEŠ. A Logic Object and Its State. Acta Polytechnica. 2001, 41(3), 46-52. ISSN 1210-2709.

JÁNEŠ, V. a V. FÁBERA. Modul s D/A převodníkem pro FPGA - Tester VGA. In: Proceedings of the Computer Science Education Workshop 2001. CSEW 2001, Košice-Herľany, 2001-10-25/2001-10-26. Košice: Department of Computers and Informatics of FEI, Technical University Košice, 2001. s. 157-161. ISBN 80-7099-705-2.

BOKR, J. a V. JÁNEŠ. Logický objekt, jeho stav a řízení. In: JELŠINA, M. a Š. HUDÁK, eds. Proceedings of the Computer Science Education Workshop 2001. CSEW 2001, Košice-Herľany, 2001-10-25/2001-10-26. Košice: Department of Computers and Informatics of FEI, Technical University Košice, 2001. s. 124-135. ISBN 80-7099-705-2.

BOKR, J. a V. JÁNEŠ. Moore's and Mealy's Automaton. In: Proceedings of University of West Bohemia 2000. Plzeň: Západočeská universita, 2000. s. 13-20. ISBN 80-7082-718-1.

JÁNEŠ, V., V. FÁBERA a D. ŠLOSÁREK. Vývojové prostředí pro aplikace mikroprogramovaných automatů. Sdělovací technika. 2001, 49(1), 12-15. ISSN 0036-9942.

JÁNEŠ, V. a V. FÁBERA. Educational Microprogrammable Automaton. In: Proceedings of the Fourth International Scientific Conference Electronic Computers and Informatics 2000. Electronic Computers and Informatics 2000, Košice-Herlany, 2000-09-28/2000-09-29. Košice: TU Košice, FEI, 2000. s. 162-168. ISBN 80-88922-25-9.

BOKR, J. a V. JÁNEŠ. Optimal Function of the Dynamic Logic. In: Proceedings University of West Bohemia 1999. neuvedeno, Plzeň: Západočeská universita, 1999. s. 25-31. ISBN 80-7082-617-7.

BOKR, J. a V. JÁNEŠ. Optimal Function of the Dynamic Logic Object. In: Proceedings University of West Bohemia 1999. Plzeň: Západočeská universita, 1999. s. 25-31. ISBN 80-7082-617-7.

BOKR, J. a V. JÁNEŠ. Logické systémy. Praha: České vysoké učení technické v Praze, 1999. ISBN 80-01-01992-6.

BOKR, J. a V. JÁNEŠ. Zápis boolovských funkcií boolovskými formulemi. In: I & IT - Informatika a informačné technológie. Informatika a informačné technológie (I&IT'99), Banská Bystrica, 1999-09-10/1999-09-11. Banská Bystrica: Univerzita Mateja Bela v Banskej Bystrici, Fakulta prírodných vied, 1999. s. 55-62. ISBN 80-8055-335-1.

BOKR, J. a V. JÁNEŠ. A Few Comments on Finite-automaton Modelling of Logic Object. In: Proceedings of University of West Bohemia, Plzeň: Západočeská universita, 1998. s. 1-10.

BOKR, J. a V. JÁNEŠ. Logic Object and Its State. In: Electronic Computers and Informatics'98. Košice-Herlany, 1998-10-08/1998-10-09. Košice: TU Košice, FEI, 1998. s. 104-109. ISBN 80-88786-94-0.

JÁNEŠ, V. a J. DOUŠA. Logické systémy. 2 vyd. Praha: České vysoké učení technické v Praze, 1998. ISBN 80-01-01818-0.

BOKR, J. a V. JÁNEŠ. Logic Control System and Canonical Decomposition. In: Proceedings of University of West Bohemia, Plzeň: Západočeská universita, 1997. s. 33-40.

DAWOOD, A. a V. JÁNEŠ. Triple Concurrent Processing Architecture Model for Higher Speed Computer Graphics Pipeline. Acta Polytechnica. 1995, 35(3), 41-54. ISSN 1210-2709.

JÁNEŠ, V. a J. DOUŠA. Logické systémy. Praha: České vysoké učení technické v Praze, 1994. ISBN 80-01-01106-2.

DAWOOD, A. a V. JÁNEŠ. A Graphical Processor Design Using Concurrent Processing Approach. Acta Polytechnica. 1993, 33(4), 9-25. ISSN 1210-2709.

DAWOOD, A. a V. JÁNEŠ. Modelling of Dual Concurrent Microcomputer Architecture for Executing Graphical Functions. Acta Polytechnica. 1993, 33(5), 85-95. ISSN 1210-2709.